Reading PAGE
Peer Evaluation activity
| Trusted by | 1 |
| Views | 17 |
| Full text requests | 1 |
| Followed by | 1 |
Total impact ?
Send a 
Alex has...
| Trusted | 0 |
| Reviewed | 0 |
| Emailed | 0 |
| Shared/re-used | 0 |
| Discussed | 0 |
| Invited | 0 |
| Collected | 0 |
This was brought to you by:
Followblock this user Alex Ramirez Trusted member
Associate Professor
Universitat Politecnica de Catalunya
A Highly Scalable Parallel Implementation of H.264
Oh la la
Your session has expired but don’t worry, your message
has been saved.Please log in and we’ll bring you back
to this page. You’ll just need to click “Send”.
Your evaluation is of great value to our authors and readers. Many thanks for your time.
Your mailing list is currently empty.
It will build up as you send messages
and links to your peers.
Enter the e-mail addresses of your recipients in the box below. Note: Peer Evaluation will NOT store these email addresses log in
Your message has been sent.
Description
Title : A Highly Scalable Parallel Implementation of H.264
Area : Computer Science
Language : English
Url : http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.158.4790&rep=rep1&type=pdf
Doi : 10.1.1.158.4790
Abstract : Abstract. Developing parallel applications that can harness and efficiently use future many-core architectures is the key challenge for scalable computing systems. We contribute to this challenge by presenting a parallel implementation of H.264 that scales to a large number of cores. The algorithm exploits the fact that independent macroblocks (MBs) can be processed in parallel, but whereas a previous approach exploits only intra-frame MB-level parallelism, our algorithm exploits intra-frame as well as inter-frame MB-level parallelism. It is based on the observation that inter-frame dependencies have a limited spatial range. The algorithm has been implemented on a many-core architecture consisting of NXP TriMedia TM3270 embedded processors. This required to develop a subscription mechanism, where MBs are subscribed to the kick-off lists associated with the reference MBs. Extensive simulation results show that the implementation scales very well, achieving a speedup of more than 54 on a 64-core processor, in which case the previous approach
Subject : unspecifiedArea : Computer Science
Language : English
| Affiliations : |
Doi : 10.1.1.158.4790
Leave a comment
This contribution has not been reviewed yet. review?
You may receive the Trusted member label after :
• Reviewing 10 uploads, whatever the media type.
• Being trusted by 10 peers.
• If you are blocked by 10 peers the "Trust label" will be suspended from your page. We encourage you to contact the administrator to contest the suspension.
Please select an affiliation to sign your evaluation:
Please select an affiliation:
Alex's Peer Evaluation activity
| Trusted by | 1 |
- FPeer Evaluation, Publisher, Peer Evaluation.
| Views | 17 |
- 3A comprehensive analysis of indirect branch prediction
- 3A Highly Scalable Parallel Implementation of H.264
- 2A Comparative Study of Redundancy in Trace Caches
- 2A Low-Complexity, High-Performance Fetch Unit for Simultaneous Multithreading Processors
- 2A Polymorphic Register File Architecture
- 2A Stream Processor Front-end
- 1A Complexity-Effective Decoding Architecture Based on Instruction Streams
- 1A Performance Characterization of High Definition Digital Video Decoding Using H.264/AVC
- 1Abstract Software Trace Cache *
| Full text requests | 1 |
Title of the work: Instruction Fetch Architectures and Code Layout Optimizations
- Anonymous (1)
| Followed by | 1 |
- FPhilippe Fournier-Viger, Assistant Professor, Dept. of Computer Science, University of Moncton, Moncton.
Alex has...
| Trusted | 0 |
| Reviewed | 0 |
| Emailed | 0 |
| Shared/re-used | 0 |
| Discussed | 0 |
| Invited | 0 |
| Collected | 0 |
Full Text request
Your request will be sent.
Please enter your email address to be notified
when this article becomes available
Your email